A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Rajat - Butola

講演情報

Short Oral Presentation

01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[SO-PS-01] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

2023年9月7日(木) 13:30 〜 14:00 Room F (224, Bldg. 2)

Session Chairs: Hidetoshi Oishi (Sony Semiconductor Solutions Corp.), Keisuke Yamamoto (Kyushu Univ)

13:50 〜 13:52

[SO-PS-01-11] A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

Rajat - Butola¹, ^○Sekhar Reddy Kola¹, Yiming Li¹ (1. National Yang Ming Chiao Tung Univ. (Taiwan))

Abstract password authentication.
A password is required to view abstracts. You can find the password in the "Advance Program".The "Advance Program" is handed out at the registration desk to registered participants.

講演情報

[SO-PS-01] 01: Advanced CMOS: Material Science / Process Engineering / Device Technology

[SO-PS-01-11] A DNN-Based Compact Modeling Technique for GAA Si NS FETs and Its Application in CMOS Circuit Simulation

パスワード