[2-5] Self Aligned GaAs Schottky Barrier Gate FET using Preferential Etching Yasuo Tarui, Yoshio Komiya, Takao Yamaguchi (1.Electrotechnical Laboratory) https://doi.org/10.7567/SSDM.1972.2-5