[5-4] Device Design of E/D Gate MOS-FET H. Masuda, T. Masuhara, M. Nagata, N. Hashimoto (1.Central Research Laboratory, HitachiLtd.) https://doi.org/10.7567/SSDM.1972.5-4