[A-4-3] Two-dimensional Analysis of Vertical Junction-Gate FET's Ken YAMAGUCHI, Toru TOYABE, Hiroshi KODERA (1.Central Research Laboratory, Hitachi, Ltd.) https://doi.org/10.7567/SSDM.1975.A-4-3