[A-5-2] 64 Stage BCD Analog Memory with Differential Integrated Clock Pulse Generator

S. Ohba, M. Aoki, K. Dohta, N. Hashimoto, M. Kubo (1.Central Research Laboratory, Hitachi Ltd.)

https://doi.org/10.7567/SSDM.1976.A-5-2