[A-6-1] Scaled CMOS and Latch-Up Analysis Koichi KANZAKI、Hiroyuki NIHIRA、Junich MATSUNAGA、Susumu KOHYAMA (1.Semiconductor Device Engineering Laboratory Integrated Circuit Division TOSHIBA Corporation) https://doi.org/10.7567/SSDM.1984.A-6-1