[B-1-2] Trap Assisted Leakage Mechanism of 'worst' Junction in Giga-bit DRAM Using Negative Word-Line Voltage

Hiroshi SUZUKI, Manabu KOJIMA, Yasuo NARA (1.Fujitsu Laboratories Ltd.)

https://doi.org/10.7567/SSDM.1998.B-1-2