[LA-1] Buried Insulator Engineering for sub-0.05μm Fully-Depleted SOI-MOSFET to Reduce the Drain Induced Barrier Lowering

Risho Koh (1.Silicon systems research laboratory, NEC Corporation)

https://doi.org/10.7567/SSDM.1998.LA-1