[B-1-1] Device Design Considerations for Sub-50 nm CMOS

Tsu-Jae King (1.Department of Electrical Engineering and Computer Sciences University of California)

https://doi.org/10.7567/SSDM.1999.B-1-1