[C-1-1] Cu/low-k process integration for 65nm and 45nm SoC devices

N. Matsunaga (1.Advanced CMOS Technology Department, SoC R&D Center, Semiconductor Company, Toshiba Corporation)

https://doi.org/10.7567/SSDM.2005.C-1-1