[D-10-3] Wafer-level Fabrication of Compliant Bump Naoya Watanabe、Tanemasa Asano (1.Center for Microelectronic Systems, Kyushu Institute of Technology) https://doi.org/10.7567/SSDM.2005.D-10-3
