[B-3-1] Low Standby Power CMOS Process Integration Scheme for 45-32 nm node

Kiyotaka Imai (1.Advanced Device Development Division, NEC Electronics Corporation)

https://doi.org/10.7567/SSDM.2007.B-3-1