[P-5-3] A Binary-Tree Hierarchical Multiple-Chip Architecture for Real-Time Large-Scale Learning Processor Systems Y. Ma1, T. Shibata1 (1.Univ. of Tokyo) https://doi.org/10.7567/SSDM.2009.P-5-3
