[C-3-2] Optimization of Silicon ρ-channel Tunnel FET with Dual κ Spacer

H. Virani¹、S. Gundapaneni¹、A. Kottantharayil¹ (1.Indian Inst. of Tech. , India)

https://doi.org/10.7567/SSDM.2010.C-3-2