[PS-3-15] Optimized Nanowire Diameter for III-V Homojunction and Heterojunction Gate-All-Around Tunnel FETs

^○Y. W. Wang¹, P. Su¹ (1.National Chiao Tung Univ.(Taiwan))

https://doi.org/10.7567/SSDM.2015.PS-3-15