The Japan Society of Applied Physics

11:48 〜 11:51

[PS-5-05] A Gain Cell Array with Retention Increment Design for Bit-Area Efficient On-Chip Memory Applications

S. Manisankar1, H. Kim1, Y. Chung1 (1.Kyungpook National Univ.(Korea))