15:00 〜 17:00

[PS-3-03] Influence of Line-Edge Roughness (LER) on Multiple-Gate (MG) Tunnel Field-Effect Transistors (TFETs)

^○W. Y. Choi¹, S. H. Choi¹, J. W. Lee¹, I. Huh¹ (1.Sogang Univ.(Korea))

https://doi.org/10.7567/SSDM.2016.PS-3-03