11:51 〜 11:53 [PS-3-09] Numerical Design for Power Integrity Analysis of Tunnel Field Effect Transistors ○C. Tanaka1, T. Tanamoto1, M. Koyama1 (1.Toshiba Corp. (Japan))
