Takuya Maekawa

→ Search for Takuya Maekawa in Google Scholar

Speaker, Author, Co-Author

Wed. Mar 15, 2017 4:00 PM - 6:00 PM P14 (BP)

Poster presentation
| 13 Semiconductors
| 13.3 Insulator technology

[15p-P14-1~11] 13.3 Insulator technology

6.1と13.3と13.5のコードシェアセッションあり

4:00 PM - 6:00 PM

[15p-P14-10] Development of Formation Technique of Gate SiO2 Layer for GaN Power Transistors

〇Takuya Maekawa¹, Shiniti Ogiso¹, Keisuke Arimoto¹, JunJi Yamanaka¹, Tetuji Arai¹, Kiyokazu Nakagawa¹, Toshiyuki Takamatsu², Katunori Ueno³ (1.Yamanashi Univ., 2.SST, 3.Fujidenki)

▲