Tomohiro Tamura

→ Search for Tomohiro Tamura in Google Scholar

Speaker, Author, Co-Author

Fri. Sep 21, 2018 9:00 AM - 12:00 PM 212B (212-2)

Oral presentation
| 11 Superconductivity
| 11.5 Junction and circuit fabrication process, digital applications

[21a-212B-1~11] 11.5 Junction and circuit fabrication process, digital applications

11:00 AM - 11:15 AM

△ [21a-212B-8] Area Reduction of Adiabatic Quantum Flux Parametron Register Files by Using Asymmetric AND Gates

〇(M1)Tomohiro Tamura¹, Naoki Takeuchi^2,3, Christopher Ayala², Yuki Yamanashi^1,2, Nobuyuki Yoshikawa^1,2 (1.Dept. of Electrical and Computer Eng., Yokohama Natl. Univ., 2.IAS, Yokohama Natl. Univ., 3.JST-PRESTO)

▲