9:30 AM - 11:30 AM [18a-PB2-1] Design of multi-bit full adder consisting of thermal-noise-harnessing single-electron memory pair circuit 〇Risa Kaide1, Takahide Oya1 (1.Yokohama National Univ.)