10:15 AM - 10:30 AM [12a-W934-5] Design of thermal-noise-harnessing single-electron memory pair circuit and its application to majority logic gate 〇Risa Kaide1, Takahide Oya1 (1.Yokohama National Univ.)