[C-1-3] Design of On-Chip High Speed Interconnect on CMOS 180nm Technology

T. Oshita¹, S. Amakawa¹, N. Ishihara¹, K. Masu¹ (1.Tokyo Tech)

https://doi.org/10.7567/SSDM.2009.C-1-3