[G-3-2] Analysis of Within-Die and Die-to-Die CMOS-Process Variation With Reconfigurable Ring-Oscillator Arrays

T. Ansari¹, W. Imafuku¹, A. Kawabata¹, M. Yasuda¹, T. Koide¹, H. J. Mattausch¹ (1.Hiroshima Univ. , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-3-3] Large Scale Test Circuits for Systematic Evaluation of Variability and Noise of MOSFETs' Electrical Characteristics

Y. Kumagai¹, K. Abe¹, T. Fujisawa¹, S. Watabe¹, R. Kuroda¹, N. Miyamoto¹, T. Suwa¹, A. Teramoto¹, S. Sugawa¹, T. Ohmi¹ (1.Tohoku Univ. , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-3-4] A 65nm CMOS 400ns Measurement Delay NBTI-Recovery Sensor by Minimum Assist Circuit

T. Matsumoto¹, H. Makino¹, K. Kobayashi², H. Onodera^1,3 (1.Kyoto Univ., 2.Kyushu Inst. of Tech., 3.CREST-JST , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-3-5] Prediction of Circuit Degradation with Transient BTI and HC Simulations

D. Hagishima¹, T. Ishihara¹, K. Matsuzawa¹, K. Masuda¹ (1.Toshiba Corp. , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-4-1] A Gate-drain Coupling Distributed Amplifier in 90-nm CMOS Technology

C. Y. Hsiao¹, W. B. Y. Wang¹, T. Y. Su¹, Y. C. Wu¹, S. S. H. Hsu¹ (1.National Tsing Hua Univ. , Taiwan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-4-2] A 60dB SFDR Low-Noise Amplifier with Variable Bandwidth for Neural Recoding Systems

K. Sueishi¹, T. Yoshida¹, A. Iwata², K. Matsushita³, M. Hirata³, T. Suzuki⁴ (1.Hiroshima Univ., 2.A-R-Tech Corp., 3.Osaka Univ., 4.Univ. of Tokyo , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-4-3] Temperature Compensated Nano-Ampere CMOS Current Reference Circuit Using Small Offset Voltage

Y. Osaki¹, T. Hirose¹, N. Kuroki¹, M. Numa¹ (1.Kobe Univ. , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-4-4L] Low-voltage Power Supply Regulator for Subthreshold-operated CMOS Digital LSIs

K. Ueno¹, H. Shimada¹, T. Asai¹, Y. Amemiya¹ (1.Hokkaido Univ. , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-5-1] Integrated CMOS-MEMS Technology and its Application.

K. Machida¹, H. Morimura² (1.NTT AT, 2.NTT Microsystem Integration Laboratories , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

[G-5-2] Polarization Analyzing Image Sensor with Monolithically Embedded Polarizer using 65nm CMOS Process

S. Shishido¹, T. Noda¹, K. Sasagawa¹, T. Tokuda¹, J. Ohta¹ (1.NAIST , Japan)

2010 International Conference on Solid State Devices and Materials |PDF Download

655 results (241 - 250)

« Prev
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
Next »

▲